9DBV0831AKILFT
Производится
Увеличить
Краткое описание:
8-Out LP-HCSL Diff Clock Buffer, 48-Pin VFQFPN EP
Дополнительная информация
Zero delay buffer clock driver featuring 8 differential LP-HCSL outputs from a single differential HCSL input. Operates across a 30 MHz to 137.5 MHz frequency range with a maximum cycle-to-cycle jitter of 25 ps and maximum output skew of 50 ps. Packaged in a 48-pin VFQFPN EP (6x6x0.95mm) with a 0.4mm pin pitch, suitable for surface mounting. Designed for operation between -40 °C and 85 °C.
| PCB | 48 |
| ECCN | EAR99 |
| PPAP | No |
| Type | Clock Driver |
| Jedec | MO-220VJJE |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Mounting | Surface Mount |
| Cage Code | SAN34 |
| Pin Count | 48 |
| Automotive | No |
| Lead Shape | No Lead |
| Schedule B | 8542390000 |
| Package/Case | VFQFPN EP |
| AEC Qualified | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
| Pin Pitch (mm) | 0.4 |
| Spread Spectrum | No |
| Number of Inputs | 1 |
| Package Material | Plastic |
| Input Logic Level | HCSL |
| Input Signal Type | Differential |
| Number of Outputs | 8 |
| Basic Package Type | Non-Lead-Frame SMT |
| Maximum Duty Cycle | 55% |
| Output Logic Level | LP-HCSL |
| Output Signal Type | Differential |
| Package Width (mm) | 6 |
| Maximum Output Skew | 50ps |
| Package Description | Very Fine Quad Flat Package No Lead, Exposed Pad |
| Package Family Name | QFN |
| Package Height (mm) | 0.95(Max) |
| Package Length (mm) | 6 |
| Maximum Input Frequency | 137.5MHz |
| Minimum Input Frequency | 30MHz |
| Maximum Output Frequency | 137.5MHz |
| Minimum Output Frequency | 30MHz |
| Seated Plane Height (mm) | 0.9 |
| Max Operating Temperature | 85°C |
| Min Operating Temperature | -40°C |
| Maximum Cycle to Cycle Jitter | 25ps |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
