CD4027BPW
Производится
Увеличить
Краткое описание:
Dual J-K Flip-Flop, CMOS, 24MHz, 18V, 2-Bit, TSSOP
Дополнительная информация
CMOS Dual J-K Master-Slave Flip-Flop, featuring positive edge clock triggering and a 24MHz frequency. This surface mount component offers 2 flip-flop circuits, each with 1 bit, and operates from a 3V to 18V supply voltage. It boasts a wide operating temperature range of -55°C to 125°C and a propagation delay of 300ns. The 16-TSSOP package, with gold contact plating, measures 5.1mm in length, 4.5mm in width, and 1.05mm in height.
| RoHS | Compliant |
| Mount | Surface Mount |
| Width | 4.5mm |
| Height | 1.05mm |
| Length | 5.1mm |
| Series | 4000B |
| Weight | 0.002183oz |
| Polarity | Non-Inverting |
| Frequency | 24MHz |
| Lead Free | Lead Free |
| Packaging | Rail/Tube |
| Input Type | SINGLE-ENDED |
| Technology | CMOS |
| Package/Case | TSSOP |
| Logic Function | D-Type |
| Number of Bits | 2 |
| Output Current | 6.8mA |
| RoHS Compliant | Yes |
| Contact Plating | Gold |
| Package Quantity | 90 |
| Propagation Delay | 300ns |
| Quiescent Current | 20uA |
| Max Supply Voltage | 18V |
| Min Supply Voltage | 3V |
| Number of Circuits | 2 |
| Number of Elements | 2 |
| Turn-On Delay Time | 45ns |
| Reach SVHC Compliant | No |
| Number of Input Lines | 2 |
| Number of Output Lines | 1 |
| Clock Edge Trigger Type | Positive Edge |
| Low Level Output Current | 1.5mA |
| High Level Output Current | -4.2mA |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -55°C |
| Number of Bits per Element | 1 |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
