CD54HC73F3A
Производится
Увеличить
Краткое описание:
Dual JK Flip-Flop, Negative Edge Trigger, CMOS, 23MHz, CDIP
Дополнительная информация
Dual J-K Flip-Flops with reset, featuring negative edge clock triggering. This CMOS logic IC operates with a supply voltage range of 2V to 6V and supports a maximum frequency of 23MHz. It offers a high-level output current of -5.2mA and a low-level output current of 5.2mA. The component is housed in a 14-pin CDIP package for through-hole mounting and functions across an extended temperature range of -55°C to 125°C.
| RoHS | Not CompliantNo |
| Mount | Through Hole |
| Polarity | Non-Inverting |
| Frequency | 23MHz |
| Lead Free | Contains Lead |
| Packaging | Rail/Tube |
| Technology | CMOS |
| Package/Case | CDIP |
| Max Frequency | 23MHz |
| Logic Function | JK-Type |
| Number of Bits | 2 |
| RoHS Compliant | No |
| Contact Plating | Tin, Lead |
| Propagation Delay | 240ns |
| Quiescent Current | 4uA |
| Max Supply Voltage | 6V |
| Min Supply Voltage | 2V |
| Number of Elements | 2 |
| Turn-On Delay Time | 240ns |
| Radiation Hardening | No |
| Clock Edge Trigger Type | Negative Edge |
| Low Level Output Current | 5.2mA |
| High Level Output Current | -5.2mA |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -55°C |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
