CD74HC112PWRG4
Производится
Увеличить
Краткое описание:
Dual JK Latch IC, CMOS, 60MHz, -5.2mA, TSSOP
Дополнительная информация
Dual JK-type negative-edge triggered latch IC, featuring 2 independent circuits with 1 bit per element. Operates with a 2V to 6V supply voltage, offering a maximum frequency of 60MHz and a propagation delay of 175ns. CMOS technology ensures low quiescent current of 4uA. Surface mountable in a TSSOP package with gold contact plating, this RoHS compliant component supports a high level output current of -5.2mA and a low level output current of 5.2mA.
| RoHS | Compliant |
| Mount | Surface Mount |
| Series | 74HC |
| Weight | 0.002183oz |
| Polarity | Non-Inverting |
| Frequency | 60MHz |
| Lead Free | Lead Free |
| Packaging | Tape and Reel |
| Input Type | SINGLE-ENDED |
| Technology | CMOS |
| Package/Case | TSSOP |
| Logic Function | JK-Type |
| Number of Bits | 2 |
| Output Current | 5.2mA |
| RoHS Compliant | Yes |
| Contact Plating | Gold |
| Package Quantity | 2000 |
| Propagation Delay | 175ns |
| Quiescent Current | 4uA |
| Max Supply Voltage | 6V |
| Min Supply Voltage | 2V |
| Number of Circuits | 2 |
| Number of Elements | 2 |
| Turn-On Delay Time | 14ns |
| Number of Input Lines | 2 |
| Number of Output Lines | 1 |
| Clock Edge Trigger Type | Negative Edge |
| Low Level Output Current | 5.2mA |
| High Level Output Current | -5.2mA |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -55°C |
| Number of Bits per Element | 1 |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
