EP3CLS100U484C8N

Производится
EP3CLS100U484C8N - Intel(Altera)
Увеличить
Краткое описание: FPGA 100K Logic Cells 65nm UFBGA 484-Pin
Производитель Intel(Altera)
Статус производства Производится (ACTIVE)

Дополнительная информация

Field-Programmable Gate Array (FPGA) with 100,448 logic cells and 276 18x18 multipliers, operating at 402MHz. Features 4.347 Mbit of RAM and 483 total block RAM. Supports up to 278 user I/Os with extensive single-ended and differential I/O standards including LVTTL, LVCMOS, LVPECL, and LVDS. This surface-mount device is housed in a 484-pin UFBGA package with a 0.8mm pin pitch.
PCB 484
ECCN 3A991
PPAP No
Jedec MO-275PPAA-2
EU RoHS Yes
HTS Code 8542390001
Mounting Surface Mount
RAM Bits 4347Kbit
Cage Code 4BA62
Pin Count 484
Automotive No
Lead Shape Ball
Schedule B 8542390000
Family Name Cyclone® III LS
Speed Grade 8
Package/Case UFBGA
AEC Qualified No
RoHS Versions 2011/65/EU
Pin Pitch (mm) 0.8
Programmability No
Package Material Plastic
Supported IP Core Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Public Key Crypto Engine (BA414E)| 32|64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz
Basic Package Type Ball Grid Array
Device Logic Cells 100448
Package Width (mm) 19
Process Technology 65nm
Package Description Ultra Fine Pitch Ball Grid Array
Package Family Name BGA
Package Height (mm) 1.5
Package Length (mm) 19
Program Memory Type SRAM
Radiation Hardening No
Number of Multipliers 276 (18x18)
Seated Plane Height (mm) 1.9
External Memory Interface DDR2 SDRAM|QDRII+SRAM
Max Operating Temperature 85°C
Min Operating Temperature 0°C
Total Number of Block RAM 483
Device Number of DLLs/PLLs 4
Maximum Number of User I/Os 278
Supported IP Core Manufacture Altera/CAST, Inc/Barco Silex/PLDA
Differential I/O Standards Supported LVPECL|LVDS|HSTL-18|HSTL-15|HSTL-12|SSTL-2|SSTL-18|RSDS
Single-Ended I/O Standards Supported LVTTL|LVCMOS|PCI|PCI-X|SSTL|HSTL

Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.