EP3CLS150F484I7N

Производится
EP3CLS150F484I7N - Intel(Altera)
Увеличить
Краткое описание: FPGA 150848 Cells 65nm 484-Pin FBGA
Производитель Intel(Altera)
Статус производства Производится (ACTIVE)

Дополнительная информация

Field-Programmable Gate Array (FPGA) with 150,848 logic cells and 5,994 Kbit RAM. Features 320 18x18 multipliers and a maximum of 210 user I/Os. Operates at 437.5MHz with 65nm process technology and a 1.2V supply. Packaged in a 484-pin Fine Pitch Ball Grid Array (FBGA) for surface mounting, with a temperature range of -40°C to 100°C. Supports DDR2 SDRAM and QDRII+ SRAM external memory interfaces.
PCB 484
ECCN 3A991
PPAP No
Jedec MS-034AAJ-1
EU RoHS Yes
HTS Code 8542390001
Mounting Surface Mount
RAM Bits 5994Kbit
Cage Code 4BA62
Pin Count 484
Automotive No
Lead Shape Ball
Schedule B 8542390000
Family Name Cyclone® III LS
Speed Grade 7
Package/Case FBGA
AEC Qualified No
RoHS Versions 2011/65/EU, 2015/863
Pin Pitch (mm) 1
Programmability No
Package Material Plastic
Supported IP Core Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Public Key Crypto Engine (BA414E)| 32|64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz
Basic Package Type Ball Grid Array
Device Logic Cells 150848
Package Width (mm) 23
Process Technology 65nm
Package Description Fine Pitch Ball Grid Array
Package Family Name BGA
Package Height (mm) 1.5
Package Length (mm) 23
Program Memory Type SRAM
Radiation Hardening No
Number of Multipliers 320 (18x18)
Seated Plane Height (mm) 2
External Memory Interface DDR2 SDRAM|QDRII+SRAM
Max Operating Temperature 100°C
Min Operating Temperature -40°C
Total Number of Block RAM 666
Device Number of DLLs/PLLs 4
Maximum Number of User I/Os 210
Supported IP Core Manufacture Altera/CAST, Inc/Barco Silex/PLDA
Differential I/O Standards Supported LVPECL|LVDS|HSTL-18|HSTL-15|HSTL-12|SSTL-2|SSTL-18|RSDS
Single-Ended I/O Standards Supported LVTTL|LVCMOS|PCI|PCI-X|SSTL|HSTL

Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.