EP4CGX30CF19I7ES
Производится
Увеличить
Краткое описание:
FPGA Cyclone IV GX 29440 Cells 60nm 324-Pin TFBGA
Дополнительная информация
Field Programmable Gate Array (FPGA) featuring 29,440 logic cells and 1080 Kbit of RAM. This device utilizes 60nm process technology and operates at 1.2V. It offers 150 maximum user I/Os, 2 Ethernet MACs, 80 multipliers (18x18), and 4 transceiver blocks capable of 3.125 Gbps. The FPGA supports DDR2 SDRAM and QDRII+ SRAM external memory interfaces and is housed in a 324-pin TFBGA package with a 19mm x 19mm footprint. Operating temperature range is -40°C to 100°C.
| PCB | 324 |
| ECCN | EAR99 |
| PPAP | No |
| Jedec | MO-192DAG-1 |
| EU RoHS | No |
| HTS Code | 8542390001 |
| Mounting | Surface Mount |
| RAM Bits | 1080Kbit |
| Cage Code | 4BA62 |
| Pin Count | 324 |
| Automotive | No |
| Lead Shape | Ball |
| PCI Blocks | 1 |
| Schedule B | 8542390000 |
| Family Name | Cyclone® IV GX |
| Speed Grade | 7 |
| Package/Case | TFBGA |
| AEC Qualified | No |
| Ethernet MACs | 2 |
| RoHS Versions | 2011/65/EU, 2015/863 |
| Pin Pitch (mm) | 1 |
| Programmability | Yes |
| Package Material | Plastic |
| Supported IP Core | Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|Sub-frame Latency JPEG 2000 Encoder (BA130)|PCI Express to AXI Bridge Controller (GPEX-PAB)|ISA/PC Card/PCMCIA/Compact Flash Host Adapter |
| Transceiver Speed | 3.125Gbps |
| Basic Package Type | Ball Grid Array |
| Device Logic Cells | 29440 |
| Package Width (mm) | 19 |
| Process Technology | 60nm |
| Transceiver Blocks | 4 |
| Package Description | Thin Profile Fine Pitch Ball Grid Array |
| Package Family Name | BGA |
| Package Height (mm) | 1 |
| Package Length (mm) | 19 |
| Program Memory Type | SRAM |
| Radiation Hardening | No |
| Number of Multipliers | 80 (18x18) |
| Seated Plane Height (mm) | 1.4 |
| External Memory Interface | DDR2 SDRAM|QDRII+SRAM |
| Max Operating Temperature | 100°C |
| Min Operating Temperature | -40°C |
| Total Number of Block RAM | 120 |
| Device Number of DLLs/PLLs | 2 |
| Maximum Number of User I/Os | 150 |
| Supported IP Core Manufacture | Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc |
| Differential I/O Standards Supported | B-LVDS|HSTL|LVPECL|LVDS|RSDS|SSTL |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS|PCI|PCI-X|SSTL|HSTL |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
