MEC1310-NU-TR

Производится
MEC1310-NU-TR - Microchip
Увеличить
Краткое описание: I/O Controller 128-Pin VTQFP T/R
Производитель Microchip
Категория Интегральные схемы (ИС)
Статус производства Производится (ACTIVE)

Дополнительная информация

The MEC1310 is a 128-pin 3.3V LPC-based ACPI 2.0 and PC99/PC2001 compliant Notebook I/O Controller. The MEC1310 incorporates a high-performance 8051-based keyboard and system controller with internal embedded 64K SRAM, a 1K byte Boot ROM, and 64-bytes battery backed registers. The embedded 64K SRAM is loaded via HOST/8051 SPI Memory Interface. The HOST/8051 SPI Memory Interface can be configured in Switched SPI Flash Configuration or Parallel Shared SPI Flash Configuration. The MEC1310 has four PS/2 ports; an 16C550A-compatible 2 pin UART for Debug Port; three 8584-style I2C/SMBus controllers with two selectable ports per controller; a Serial IRQ peripheral agent interface; three ACPI Embedded Controller Interface; General Purpose I/O pins and seven General Purpose Outputs; four independently programmable pulse width modulators; dual fan control through the implementation of two fan tachometer input pins, RPM-PWM block with one tachometer input and one PWM output; hardware monitoring of a PWM input and maskable hardware wake-up events; one BC-Link Combined High Speed/Low Speed Bus Master Controller; 5 channel Analog to Digital Converter. The MEC1310 has two separate power planes to provide \"instant on\" and system power management functions. Additionally, the MEC1310 incorporates sophisticated power control circuitry (PCC). The PCC supports multiple low power down modes. Wake-up events and ACPI-related functions are supported through the SCI Interface. The MEC1310 supports the ISA Plug-and-Play Standard (Version 1.0a) and provides all the functionality for current Windows O/S's. The I/O Address and Hardware IRQ of each logical device in the MEC1310 may be reprogrammed through the internal configuration registers. There are 480 I/O address location options and 15 IRQs for each logical device.
REACH Compliant
Width 14
Length 14
GATEA20 Fast
Standard ISA Plug-and-Play Standard (Version 1.0a)
CPU_RESET Fast
Lead Free Yes
Debug Port Trace FIFO
Direct IRQS 15
SPI Control Fully 8051 Controlled
nSMI Output Present
PS/2 Buffers 5V Tolerant
Power Planes Two
Boot ROM Size 1024Bytes
Clock Sources Multiple, Operating Frequencies
Data RAM Size 256Bytes
Environmental RoHS Compliant Package
LPC Interface Clock Run Support
Military Spec False
Host Interface 8042 Style
Timer/Counters Two 16-Bit
ACPI Compliance 1.0/2.0 PC99/PC2001
Operating Modes IDLE and SLEEP
Ring Oscillator Accurate Fail-Safe
Screening Level TS 16949
Standby Current Low in Sleep Mode
Package Standard JEDEC: MS-026
Temperature Grade OTHER
Terminal Position QUAD
8051 Program Space 64KB
ACPI SCI Interface Present
Internal SRAM Size 64KB
JEDEC Package Code S-PQFP-G128
Quality Management ISO/TS 16949
Shadowed Registers Write Only
Supply Voltage-Nom 3.3
LPC Bus Frequencies 19.2MHz to 33MHz
Number of Terminals 128
Keyboard Scan Matrix Up to 18x8
SPI Chip Select Pins One
Serial IRQ Interface Compatible with Serial-ized IRQ Support for PCI Systems
Serial Port Interface Integrated Full-Duplex
Watch Dog Timer (WDT) System
8051 Data Space Shared 32KB
8051 Interrupt Sources Seventy-Three
System Controller Core High-Performance Embedded 8051
Hardware Wake-Up Events Sixty-Four Maskable
System Power Management Provided
Max Operating Temperature 85
Min Operating Temperature 0
Configuration Register Set Compatible with ISA Plug-and-Play Standard (Version 1.0a)
Host/8051 Mailbox Registers Thirty-Two 8-Bit
uPs/uCs/Peripheral ICs Type MICROPROCESSOR CIRCUIT
HOST/8051 SPI Memory Interface 3-pin Full Duplex serial communication
Memory-Mapped Control Registers On-Chip
SPI Flash Configurations Support Switched, Parallel Shared
ACPI Embedded Controller Interface Three

Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.