NB3N106KMNR2G
Производится
Увеличить
Краткое описание:
Clock Fanout Buffer, 6-OUT, HCSL/LVDS, 400MHz, 24-Pin QFN
Дополнительная информация
24-Pin QFN EP Clock Fanout Buffer, 1-in to 6-out, supporting HCSL and LVDS output logic levels. Features a 4x4mm Quad Flat No Lead package with exposed pad, 0.5mm pin pitch, and surface mount capability. Accepts HCSL, LVCMOS, LVDS, LVPECL, and LVTTL input logic levels with a maximum input frequency of 400MHz. Operates within a 3V to 3.6V supply voltage range and a temperature range of -40°C to 85°C.
| PCB | 24 |
| ECCN | EAR99 |
| PPAP | No |
| Type | Fanout Buffer |
| Jedec | MO-220VGGD-2 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Mounting | Surface Mount |
| Cage Code | 5V1P1 |
| Pin Count | 24 |
| Automotive | No |
| Lead Shape | No Lead |
| Schedule B | 8542390000 |
| Package/Case | QFN EP |
| AEC Qualified | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Input Logic Level | HCSL|LVCMOS|LVDS|LVPECL|LVTTL |
| Basic Package Type | Non-Lead-Frame SMT |
| Output Logic Level | HCSL|LVDS |
| Package Width (mm) | 4 |
| Package Description | Quad Flat No Lead Package, Exposed Pad |
| Package Family Name | QFN |
| Package Height (mm) | 0.95(Max) |
| Package Length (mm) | 4 |
| Package Orientation | Yes |
| Maximum Input Frequency | 400(Typ)MHz |
| Seated Plane Height (mm) | 1(Max) |
| Max Operating Temperature | 85°C |
| Min Operating Temperature | -40°C |
| Number of Outputs per Chip | 6 |
| Max Operating Supply Voltage | 3.6V |
| Min Operating Supply Voltage | 3V |
| Package Orientation Marking Type | Dot |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
