SN74F112DG4
Снят с производства
Увеличить
Краткое описание:
Dual JK Flip-Flop, Negative Edge, 130MHz, SOIC, TTL Output
Дополнительная информация
Dual negative edge-triggered J-K flip-flop with complementary outputs. Features a 130MHz maximum operating frequency and 6.5ns propagation delay. Operates from a 4.5V to 5.5V supply voltage, with a typical 5V operating voltage. Offers 20mA low-level output current and -1mA high-level output current. Surface mountable in a 16-pin SOIC package.
| RoHS | Compliant |
| Mount | Surface Mount |
| Series | 74F |
| Weight | 0.004998oz |
| Polarity | Non-Inverting |
| Frequency | 130MHz |
| Lead Free | Contains Lead |
| Packaging | Rail/Tube |
| Technology | BIPOLAR |
| Output Type | TTL |
| Package/Case | SOIC |
| Logic Function | JK-Type |
| Number of Bits | 2 |
| Output Current | 20mA |
| RoHS Compliant | Yes |
| Package Quantity | 40 |
| Propagation Delay | 6.5ns |
| Max Supply Voltage | 5.5V |
| Min Supply Voltage | 4.5V |
| Number of Circuits | 2 |
| Number of Elements | 2 |
| Turn-On Delay Time | 4.6ns |
| Radiation Hardening | No |
| Number of Input Lines | 2 |
| Number of Output Lines | 1 |
| Clock Edge Trigger Type | Negative Edge |
| Low Level Output Current | 20mA |
| Operating Supply Voltage | 5V |
| High Level Output Current | -1mA |
| Max Operating Temperature | 70°C |
| Min Operating Temperature | 0°C |
| Number of Bits per Element | 1 |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
