SN74LVC112ADR
Производится
Увеличить
Краткое описание:
Dual JK Flip-Flop, Negative Edge, 150MHz, 3.6V, SOIC
Дополнительная информация
Dual negative-edge-triggered J-K flip-flop with clear and preset functionality. Features 1.65V to 3.6V supply voltage range and operates up to 150MHz. Offers 24mA output current at both high and low levels. CMOS technology ensures efficient operation with a propagation delay of 7.1ns. Packaged in a 16-SOIC for surface mounting, this RoHS compliant component is ideal for logic applications.
| RoHS | Compliant |
| Mount | Surface Mount |
| Series | 74LVC |
| Weight | 0.004998oz |
| Polarity | Non-Inverting |
| Frequency | 150MHz |
| Lead Free | Lead Free |
| Packaging | Tape and Reel |
| Technology | CMOS |
| Package/Case | SOIC |
| Logic Function | Flip-Flop, JK-Type |
| Number of Bits | 2 |
| Output Current | 24mA |
| RoHS Compliant | Yes |
| Package Quantity | 1 |
| Propagation Delay | 7.1ns |
| Max Supply Voltage | 3.6V |
| Min Supply Voltage | 1.65V |
| Number of Circuits | 2 |
| Number of Elements | 2 |
| Turn-On Delay Time | 1ns |
| Number of Input Lines | 3 |
| Number of Output Lines | 2 |
| Clock Edge Trigger Type | Negative Edge |
| Low Level Output Current | 24mA |
| High Level Output Current | -24mA |
| Max Operating Temperature | 85°C |
| Min Operating Temperature | -40°C |
| Number of Bits per Element | 1 |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
