SN74LVC112APWRG4
Снят с производства
Увеличить
Краткое описание:
Dual JK Flip-Flop, Negative Edge, 150MHz, 3.6V, TSSOP
Дополнительная информация
Dual negative-edge-triggered J-K flip-flop with clear and preset functionality. Features a 150MHz maximum operating frequency and 7.1ns propagation delay. Operates from a 1.65V to 3.6V supply voltage range with output current capabilities of 24mA (low level) and -24mA (high level). This CMOS technology component is housed in a 16-TSSOP surface mount package, suitable for operation between -40°C and 85°C. RoHS compliant and lead-free.
| RoHS | Compliant |
| Mount | Surface Mount |
| Series | 74LVC |
| Weight | 0.002183oz |
| Polarity | Non-Inverting |
| Frequency | 150MHz |
| Lead Free | Lead Free |
| Packaging | Tape and Reel |
| Technology | CMOS |
| Package/Case | TSSOP |
| Logic Function | JK-Type |
| Number of Bits | 2 |
| Output Current | 24mA |
| RoHS Compliant | Yes |
| Package Quantity | 2000 |
| Propagation Delay | 7.1ns |
| Max Supply Voltage | 3.6V |
| Min Supply Voltage | 1.65V |
| Number of Circuits | 2 |
| Number of Elements | 2 |
| Turn-On Delay Time | 1ns |
| Number of Input Lines | 2 |
| Number of Output Lines | 1 |
| Clock Edge Trigger Type | Negative Edge |
| Low Level Output Current | 24mA |
| High Level Output Current | -24mA |
| Max Operating Temperature | 85°C |
| Min Operating Temperature | -40°C |
| Number of Bits per Element | 1 |
Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.
