TC74HC112AP(M)

Снят с производства
TC74HC112AP(M) - Toshiba
Увеличить
Краткое описание: JK Flip-Flop, 2-Element, HC CMOS, 16-Pin PDIP
Производитель Toshiba
Категория Шлёпанцы
Статус производства Снят с производства (OBSOLETE)

Дополнительная информация

Dual JK-type flip-flop IC featuring negative-edge triggering and CMOS logic family operation. This 16-pin PDIP package, designed for through-hole mounting, offers two independent JK flip-flop elements, each with two inputs and one output. The plastic dual in-line package adheres to the MS-001BB Jedec standard, with a 2.54mm pin pitch and dimensions suitable for standard PCB layouts. Operating across a temperature range of -40°C to 85°C, this component provides inverting and non-inverting polarity options.
PCB 16
ECCN EAR99
PPAP No
Jedec MS-001BB
EU RoHS No
HTS Code 8542390001
Mounting Through Hole
Polarity Inverting/Non-Inverting
Cage Code S0562
Pin Count 16
Automotive No
Lead Shape Through Hole
Schedule B 8542390000
Logic Family HC
Package/Case PDIP
AEC Qualified No
RoHS Versions 2011/65/EU, 2015/863
Logic Function JK-Type
Pin Pitch (mm) 2.54
Triggering Type Negative-Edge
Package Material Plastic
Basic Package Type Through Hole
Package Width (mm) 6.4
Process Technology CMOS
Package Description Plastic Dual In Line Package
Package Family Name DIP
Package Height (mm) 3.5
Package Length (mm) 19.75(Max)
Radiation Hardening No
Number of Element Inputs 2
Seated Plane Height (mm) 4.15
Max Operating Temperature 85°C
Min Operating Temperature -40°C
Number of Element Outputs 1
Number of Elements per Chip 2

Если у вас не открывается документ, нажмите, чтобы открыть файл в новой вкладке.